Abstracl-A simple approach for the design, fabrication and characterization of a operational trasconductance amplifier in tended for work in low power applications is reported in this work. DC Measured parameters agree with simulation results and specifications. An application for the designed OTA is also tested.
I. INTRODUCTION
As it has been reported extensively on literature, linearized transconductors find wide application in low power signal processing. In this case, a continuous Gm-C paralell filter bank, and several analog computing structures were to be build on a CMOS 0.5 /Lm process, in order to implement a contin uous gunshot detector [1] . The signals to be processed have a required bandwidth of [100Hz, 1250Hz], and a maximum peak voltage swing of 550m V. The detector is intended for its use in surveillance wireless sensor network against illegal hunting in tropical forest reserve. As such, power consumption is critical and each component must be adequately sized.
Usually, most of the available equations and relationships used for the design of transconductors are based on the long channel quadratic equations [2] , [3] , though there are some approximations in the literature to the design of OTAs using the weak inversion models of the transistor [4] . And while there is also plenty of literature on the design of OTAs and operational amplifiers [5] - [8] , as well as other complex structures [9] , [10] , using the EKV or the ACM MOSFET models, there is nonetheless scarce material on a similar design approach for standard linearized transconductors.
We propose in this paper a simple approach for the design of the ubiquitous Krummenacher's linearized CMOS OTA [11] , with equations derived from the EKV model, and show an example of its implementation. The paper is organized 'P. Julian is member of Consejo Nacional de Investigaciones Cientificas y Tecnicas CONICET, Av. Rivadavia 1517, Buenos Aires, Argentina.
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Alem 1253, Bahia Blanca, Argentina Email: {ssondon.pmandolesi}@uns.edu.ar pjulian@ieee.org as follows: Section II presents the general process used for the design of an OTA intended for low power applications.
Section III presents a case study of a particular design and its simulation results. Section IV presents measurements of the case study. Finally, Section V concludes the paper and discuss the oncoming work.
II. DESIGN PROCESS OF AN OPERATIONAL TRANSCONDUCTANCE AMP LIFIER
A typical linearized OTA, as proposed by Krummenacher in [11] and shown in Fig. 1 , has an optimum size relation of 6.7 between the sizes of the difussor and the input differential transistor pairs. This relation is derived directly from the long channel MOS quadratic equations. In [4] , an alternative relation of 2 is derived, when the transistors are to be operated in the weak inversion region. In the first case, the total OTA Gm equals approximately 4.7 times the input transistor's gm, while in the second case, this relation is of approximately 3. In our case, the OTA's slew rate and power requirements implied transistors working near the moderate inversion region, but with a linearized Gm characteristic with an input range of at least 1 Vpp. To avoid a tiresome simulation approximation, an analytic expression for the equivalent transconductance was derived from the EKV model [12] . From these equations, using Analitically, Gm can be expressed as (see [13] ): If one considers that (3) with Gi J x the normalized transconductance x in terms of the maximum transconductance, Eq. (2) may be re-written as
If transistor M2 is scaled in terms of MI, and assuming both biased with the same current, then M2 may end up in a different inversion region than MI. Following the EKV basic equations [12] , one may define inversion currents i fl e i f 2 for each transistor. Since (5) with (6) the specific current for the process, and using the aspect relation between the transistors, then
Solving this equation, one can then find out the wanted transconductance relation (8) Intuitively, one can verify that, for i fl « 1, K � 3, whereas if i f I » 1, K � 4.64. Both values verify Eq. (2) when the transistors are in the weak inversion region (where gmM l � gmM2 � IBIAs/ncp), and the well known relation when they are in the strong region zone (see [13] [12] .
Gm versus gml = f(Gi The layout technique used was proposed in [5] , [14] . Here, input and diffusor transistors are piled up and intermixed, to improve matching. An example for a 34nS OTA is shown in Fig. 5 , where the final transconductance is obtained by dividing the input's 137nS by a factor of four, using the aforementioned current division technique. An IC with the intended paralell filter bank was designed using the Mentor Graphics environment, but leaving aside a single 137nS OTA structure for its separate characterization. Layout example. In this case, a 34.25nS OTA, based on a 137nS input OTA, with its transconductance scaled down by current division [5] . Input and diffusor transistors, as well as the division mirror ones are piled up and intermixed using the technique proposed in [5] , [14] IV. MEASUREMENTS For DC signal injection and measurement an Agilent The AC response of the intended bank of filters, as im plemented on two different IC's is shown in Fig. 8 . The adjustable bias current of the OTAs allowed for a fine tuning of the cutoff frequencies, to compensate for capacitance and transconductance process deviations. Some extra adjustment was required due to the high input capacitance of some of the OTAs, that also produced a sharper roll off on the first bank.
This deviation was nonetheless an effect of the chosen filter topology, and may be easily corrected. In general the design process of the OTAs showed to be fast and relatively precise. 
